High quality two-dimensional materials have attracted significant attention due to their interesting physics and potential applications for electronic devices. 1 An outstanding example is graphene which has taken both the scientific and technological communities by storm. [1] [2] [3] However, the absence of a bandgap 4, 5 inhibits its broader applications such as CMOS-like logic devices. Unlike graphene, MoS 2 has a thickness-dependent bandgap of 1.3-1.9 eV (Refs. 6-10) and is therefore promising for field-effect transistors (FETs). Indeed, recent studies of exfoliated thin MoS 2 on SiO 2 have demonstrated field-effect operation with high on-off ratios at room temperature.
11-16 The 1.9 eV direct band gap of monolayer MoS 2 makes optoelectronic devices possible. 8, 17, 18 On the other hand, bilayer and multilayer MoS 2 devices are also interesting: the bandgap of bi-layer MoS 2 is expected to be tunable by vertical electric field, 19, 20 and multilayer MoS 2 is expected to carry higher drive current than monolayer MoS 2 due to its lower band gap and triple of density of states at the conduction band minimum. 15, 16 A recent report of gatetuned superconductivity at temperatures up to 9.4 K in multilayer MoS 2 adds further interest. 21 The substrate and overlayer of a thin-film transistor may affect its performance through the introduction of disorder (either long-ranged charge disorder, or short-ranged disorder caused by chemical bonding or roughness) which reduce the charge carrier mobility, and by dielectric screening which may enhance the mobility. 22 Previous studies of backgated exfoliated MoS 2 FET devices on bare SiO 2 found charge carrier mobility <50 cm 2 /Vs and large subthreshold swings (>1 V/decade). 1, 11, 23 MoS 2 on Al 2 O 3 substrates 15, 16 showed improved mobility (>100 cm 2 /Vs) 15 and good subthreshold swings (70-80 mV/decade). 15 Studies of MoS 2 on SiO 2 with various top gate schemes (HfO 2 , Al 2 O 3 and polymer electrolyte) [12] [13] [14] reported much higher mobility values (>900 cm 2 /Vs) but it is likely that mobility was significantly overestimated in these dual-gated geometries. 24 However, it is also apparent that the addition of the superstrate dielectric enhanced the conductance of the MoS 2 devices. Hence, open questions remain as to the role of the dielectric substrate and overlayers in both causing and screening disorder in MoS 2 thin-film FETs.
In this paper, we report fabrication of MoS 2 FETs of varying thickness (1-80 nm) on both SiO 2 and polymethyl methacrylate (PMMA) dielectric substrates. For multilayer MoS 2 on SiO 2 , the mobility is on order of 30-60 cm 2 /Vs consistent with previous results, 11 relatively independent of thickness, and most devices exhibit unipolar n-type behavior. In contrast, multilayer MoS 2 on PMMA shows mobility increasing with thickness, up to 470 cm 2 /Vs (electrons) and 480 cm 2 /Vs (holes) at thickness 50 nm. The dependence of the mobility on thickness for thicknesses up to 80 nm is unexpected, and points to a long-range dielectric effect of the bulk MoS 2 in increasing mobility. Addition of a PMMA layer on top of the MoS 2 devices further increases the mobility, confirming the dielectric effect.
The starting substrates for device fabrication are 300 nm SiO 2 on Si, or spin-coated 300 nm PMMA on 300 nm SiO 2 on Si baked at 170 C for 30 min. We choose PMMA as a polymer dielectric because of its easy deposition by spin coating, low values for the trapped charge density, and high dielectric constant similar to that of silicon dioxide (3.9 at 60 Hz). Thin films of MoS 2 were obtained by tape-cleavage of a single crystal geologic specimen of molybdenite (verified by both energy-dispersive X-ray spectroscopy and X-ray photoelectron spectroscopy to be single crystal 2H-type MoS 2 ) followed by mechanical exfoliation onto the device substrate. 11 Thin MoS 2 flakes are optically visible on such substrates, and among those we select the crystals that are as uniform as possible by examining optical microscope and atomic force microscope (AFM) images. Thickness t of the flakes is measured by AFM. Four-probe electrical contacts (30 nm Ti and 80 nm Al) are patterned on top of selected MoS 2 flakes using a shadow mask technique, 25 avoiding contamination by residues from chemical resists or developers. The conductivity r is measured in a four-probe configuration as a function of carrier density n ¼ c g V g where c g is the backgate capacitance per unit area, and V g is the back-gate voltage. The potential difference across the voltage probes is kept below 100 mV in all measurements. In the four-probe configuration with a single back-gate electrode, the chargecarrier mobility is well approximated by the field-effect mobility l FE ¼ Fig. 1(a) ), we observe that the contact resistance varies from sample to sample, and is especially large (MX) for thin flakes (<3 nm); the four-probe geometry eliminates contributions from contact resistance which could cause the conductance to be significantly underestimated. Fig. 1(a) shows a schematic of our four-probe devices, and Fig. 1(b) shows an optical micrograph of a typical PMMA-supported MoS 2 device. Figures 1(c) and 1(d) Fig. 1(d) , but with much lower mobility (1 cm 2 /Vs) for holes compared to electrons (68 cm 2 /Vs). Note that in the four-probe setup, the lower mobility is not an artifact due to contact resistance, but reflects the bulk carrier mobility. The 47-nm-thick device shows good ambipolar behavior with high mobility for electrons and holes (270 and 480 cm 2 /Vs, respectively). A trend towards a smaller window of off state (separating the electron and hole conduction regions) and higher off-state conductance is observed with increasing thickness, and by t ¼ 80 nm there is no clear separation of electron conduction, off, and hole conduction regions indicating that carriers in the bulk of the MoS 2 are likely dominating the conductance. Figure 2 plots room temperature l FE as a function of thickness t for all measured MoS 2 flakes. To shed light on the ambipolar behavior and thickness dependence of MoS 2 devices, we systematically investigated more than 50 PMMA-supported devices and 6 SiO 2 -supported devices, with thickness spanning from monolayer to 150 nm. We exclude the thick MoS 2 devices that show bulk behavior (e.g., t ¼ 80 nm in Figs. 1(c) and 1(d) ) and include only devices with a clear off state. Devices with ambipolar performance are indicated as dashed-line connected hollow squares (corresponding hole-carrier mobility) and solid squares (corresponding electron-carrier mobility). To avoid dielectric breakdown, the range of V g for PMMA-supported devices is 6150 V and 675 V for SiO 2 -supported devices. Most of the PMMA-supported thin devices (monolayer-30 nm) and all SiO 2 -supported devices display n-type unipolar behavior, while ambipolar performance is observed in most PMMAsupported thick devices (40 nm < t < 70 nm) with highmobility.
The (electrons) and 480 cm 2 /Vs (holes) for thicknesses near 50 nm. In most devices with ambipolar behavior, the mobility is larger for holes than for electrons, suggesting that ptype operation is more favorable for multilayer MoS 2 FETs. In contrast, the mobility of SiO 2 -supported devices is much lower (30-60 cm 2 /Vs) and almost thickness independent, and ambipolar behavior is rarely observed in them. Our observed mobilities are the highest four-probe room-temperature mobilities measured in MoS 2 , comparable to the room temperature intrinsic hole mobility in silicon, and somewhat higher than existing estimates of phonon-limited room temperature mobility for thick 15 and single-layer MoS 2 . 26 Notably, the highest electron and hole mobilities are comparable, an advantageous property for CMOS, possibly reflecting the similar electron and hole masses in MoS 2 . 9 The observed room temperature mobilities are also the highest of which we are aware in any ambipolar thin-film field-effect device with the exception of graphene.
The observation of a thickness-dependent mobility in MoS 2 up to thickness of 50 nm or more is surprising. Confinement effects on the bandgap are negligible beyond a few nm thickness, [8] [9] [10] and the carriers in MoS 2 FETs are expected to be confined within a few nm of the gate dielectric interface. 15 The thickness dependence points to a role for the additional MoS 2 above this region which contains few charge carriers. One possible explanation is that the additional MoS 2 layers serve as a dielectric capping layer which enhances screening of long-range disorder. To test this hypothesis, we add an additional dielectric layer (spin-coated PMMA, thickness of 300 nm) to most of the measured devices shown in Fig. 2 and re-measured the mobility. The results are plotted in Fig. 3(a) (only the higher of hole or electron mobility is plotted for devices with ambipolar behavior). Top-coating with PMMA enhances the mobility of most PMMA-supported devices, even those of thickness 60 nm (maximum improvement of more than 300%), while SiO 2 -supported devices only show a slight increase of mobility. Typical device output characteristics before and after double layer PMMA coverage are shown in Figs. 3 
